Author:
Ajami Amir H.,Banerjee Kaustav,Pedram Massoud
Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference26 articles.
1. R. Saleh, S.Z. Hussain, S. Rochel, and D. Overhauser, ?Clock skew verification in the presence of IR-Drop in the power distribution network.? IEEE Trans. on Computer-Aided Design, vol. 19, no. 6, pp. 635?644, 2000.
2. A. Chandrakasan, W.J. Bowhill F. Fox, Design of High-Performance Microprocessor Circuits. IEEE Press, 2001.
3. A. Dharchoudhury, R. Panda, D. Blaauw, R. Vaidyanathan, ?Design and analysis of power distribution network on PowerPC microprocessor.? in Proc. of Design Automation Conference, 1998, pp. 738?743.
4. M. Iwabuchi, N.Sakamoto, Y.Sekine, T.Omachi, ?A methodology to analyze power, voltage drop and their effects on clock skew/delay in early stages of design.? in Proc. of Int?l Symposium on Physical Design, 1999, pp. 9?15.
5. A. Dalal, L. Lev, S. Mitra, ?Design of an efficient power distribution network for the UltraSPARC-I? microprocessor.? in Proc. Int?l. Conf. on Computer Design: VLSI in Computers and Processors, 1995, pp. 118?123.
Cited by
16 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献