Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference33 articles.
1. Hong, F., Cheng, B., Roy, S., & Cumming, D. (2011). An analytical mismatch model of nano-CMOS device under impact of intrinsic device variability. In Circuits and systems (ISCAS), 2011 IEEE international symposium on (pp. 2257–2260).
2. Cijan, G., Tuma, T., & Burmen, A. (2007). Modeling and simulation of MOS transistor mismatch. In Proceedings of the 6th Eurosim (pp. 1–8).
3. Wason, V., An, J., Goo, J.-S., Wu, Z.-Y., Chen, Q., Thuruthiyil, C., et al. (2006). Statistical compact modeling and Si verification methodology. In Solid-state and integrated circuit technology, 2006. ICSICT’06. 8th international conference on (pp. 1198–1201).
4. Drennan, P. G., & McAndrew, C. C. (2003). Understanding MOSFET mismatch for analog design. IEEE Journal of Solid-State Circuits, 38, 450–456.
5. Pelgrom, M. J., Tuinhout, H. P., & Vertregt, M. (1998). Transistor matching in analog CMOS applications. In Electron devices meeting, 1998. IEDM’98. Technical digest, International, (pp. 915–918).