Author:
Cenkeramaddi Linga Reddy,Ytterdal Trond
Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference9 articles.
1. Karvonen, S., Riley, T., & Kostamovaara, J. (2003). On the effects of timing jitter in charge sampling. In ISCAS’03, pp. 737–740.
2. Shinagawa, M., Akazawa, Y., & Wakimoto, T. (1990). Jitter analysis of high speed sampling systems. IEEE Journal of Solid State Circulation, 25(1), 220–224.
3. Karvonen, S., Riley, T. A. D., & Kostamovaara, J. (2005). A CMOS quadrature charge-domain sampling circuit with 66-dB SFDR up to 100 MHz. IEEE Transactions on Circuits and Systems-I: Regular Papers, 52(2), 292–304.
4. Xu, G., & Yuan, J. (2005). Performance analysis of general charge sampling. IEEE Transactions on Circuits and Systems-II: Express Briefs, 52(2), 107–111.
5. Linga Reddy Cenkeramaddi, Singh, T., & Ytterdal, T. (2007). Self-biased charge sampling amplifier in 90 nm CMOS for medical ultrasound imaging. In GLS-VLSI, pp. 168–171.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Feedback Biasing Based Adjustable Gain Ultrasound Preamplifier for CMUTs in 45nm CMOS;2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID);2018-01
2. Inverter-based 1 V analog front-end amplifiers in 90 nm CMOS for medical ultrasound imaging;Analog Integrated Circuits and Signal Processing;2010-11-04