1. Cheng, H., & Carusone, A. C. (2008, October). A 32/16 Gb/s 4/2-PAM transmitter with PWM pre-emphasis and 1.2Vpp per side output swing in 0.13-μm CMOS. IEEE Custom Integrated Circuits Conference, San Jose, CA, USA (pp. 635–238).
2. Li, M., Huang, W., Kwasniewski, T., and Wang, S. (2005, May). A 0.18 μm CMOS transceiver design for high-speed backplane data communications. In Proceedings of International Symposium on Circuits and Systems (ISCAS), Kobe, Japan (pp. 1158–1161).
3. Kao, S.-Y., & Liu, S.-I. (2010). A 20-Gb/s transmitter with adaptive preemphasis in 65-nm CMOS technology. IEEE Transactions on Circuits and Systems-II, 57(5), 319–323.
4. Lee, S.-M., Kim, J.-H., Kim, J., Kim, Y., Lee, H., Sim, J.-Y., & Park, H.-J. (2013, February). A 27% reduction in transceiver power for single-ended point-to-point DRAM interface with the termination resistance of 4 × Z0 at both TX and RX. In IEEE International Solid-State Circuits Conference (ISSCC), San-Francisco, CA, USA (pp. 308–309).
5. Cheng, D., Liang, B., Chen, D., & Kwasniewski, T. (2008, June). A reduced power 6-tap pre-emphasis for 10 GB/S backplane communications. In Biennial Symposium on Communications, Kingston, Ontario, Canada (pp. 93–96).