Author:
Feyz Ezzatali,Zare Fatin Gholamreza,Nooshyar Mehdi
Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference13 articles.
1. Pernillo, J., & Flynn, M. P. (2011). A 1.5-GS/s flash ADC with 57.7-dB SFDR and 6.4-Bit ENOB in 90 nm digital CMOS. IEEE Trans. On Circuits and Systems II, 58(12), 837–841.
2. Ginsburg, B. P., & Chandrakasan, A. P. (2008). Highly interleaved 5-bit 250-Msample/s, 1.2-mW ADC with redundant channels in 65-nm CMOS. IEEE Journal of Solid-State Circuits, 43(12), 2641–2650.
3. Chen, C.-Y. (2012). A 12-bit 3-GS/s pipeline ADC with 0.4 mm2 and 500 mW in 40-nm digital CMOS. IEEE Journal of Solid-State Circuits, 4(4), 1013–1021.
4. Varzaghani and Yang, C.-K. (2009). A 4.8 GS/s 5-bit ADC-based receiver with embedded DFE for signal equalization. IEEE Journal of Solid-State Circuits, 44(3), 901–915.
5. Verbruggen, Craninckx, J., Kuijk, M., Wambacq, P., Van der Plas, G. (2010). A 2.6 mW 6 bit 2.2 GS/s fully dynamic pipeline ADC in 40 nm digital CMOS. IEEE Journal of Solid-State Circuits, 45(10), 2080–2090.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A background split algorithm for high speed pipelined ADCs;Analog Integrated Circuits and Signal Processing;2016-05-04