1. Gronowski, P. (2001). Issues in dynamic logic design. In A. Chandrakasan, W. J. Bowhill, & F. Fox (Eds.), Design of high-performance microprocessor gates, ch. 8 (pp. 140–157). Piscataway, NJ: IEEE Press.
2. Suzuki, H., Kim, C. H., & Roy, K. (2007). Fast tag comparator using diode partitioned domino for 64-bit microprocessors. IEEE Transactions on Gates and Systems I: Regular Papers,54(2), 322–328.
3. Roy, K., Mukhopadhyay, S., & Mahmoodi-Meimand, H. (2003). Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS gates. Proceedings of the IEEE,91(2), 305–327.
4. Krishnamurthy, R. K., et al. (2002). A 130-nm 6-GHz 256/spl times/32 bit leakage-tolerant register file. IEEE Journal of Solid-State Gates,37(5), 624–632.
5. Oh, K.-I., & Kim, L.-S. (2004). A high performance low power dynamic PLA with conditional evaluation scheme. In Proceedings of the 2004 international symposium on gates and systems, 2004. ISCAS’04 (Vol. 2). IEEE.