Author:
Saha Priyanka,Jain Amit,Sarkar Subir Kumar
Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference24 articles.
1. Wang, W., Yu, Z., & Choi, K. (2011). High SNM CNFET SRAM Cell Design Considering Nanotube Diameter and Transistor Ratio (pp. 1–4). IEEE Int. Conf. on Electro/Information Technology: Mnakato, MN, May.
2. Sheng Lin, Yong-Bin Kim and Fabrizio Lombardi, “A New SRAM Cell Design Using CNTFETs,” International SoC Design Conference, 2008. Volume 01, Page(s): I-168 - I-171, Nov. 2008.
3. Wei Wang, and Ken Choi, “Novel curve fitting design method for carbon nanotube SRAM cell optimization,” IEEE International Conference on Electro/Information Technology (EIT), May 2010.
4. Moradinasab M., Karbassian F., and Fathipour M., “A comparison study of the effects of supply voltage and temperature on the stability and performance of CNFET and nanoscale Si-MOSFET SRAMs,” Asia Symposium on Quality Electronic Design, Page(s):19 – 23.A, 15-16 July 2009.
5. Kuresh, A. K., & Hasan, M. (2009). Performance comparison of CNFET- and CMOS-based 6T SRAM cell in deep submicron. Microelectronics Journal Archive, 40(6), 979–982.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献