Author:
Figueiredo M.,Santin E.,Goes J.,Paulino N.,Barúqui F. A. P.,Petraglia A.
Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference7 articles.
1. Karanicolas, A. N., Lee, H.-S., & Bacrania, K. L. (1993). A 15-b 1-Msample/s digitally self-calibrated pipeline ADC. IEEE Journal of Solid-State Circuits, 28, 1207–1215.
2. Li, P. W., Chin, M. J., Gray, P. R., & Castello, R. (1984). A ratio-independent algorithmic analog-to-digital conversion technique. IEEE Journal of Solid-State Circuits, SC-19, 828–836.
3. Chiu, Y., Gray, P. R., & Nikolic, B. (2004). A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR. IEEE Journal of Solid-State Circuits, 39, 2139–2151.
4. Song, B., Tompsett, M. F., & Lakshmikumar, K. R. (1988). A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converter. IEEE Journal of Solid-State Circuits, 23, 1324–1333.
5. Quinn, P., & Pribytko, M. (2003). Capacitor matching insensitive 12-bit 3.3 MS/s algorithmic ADC in 0.25 μm CMOS. In Proc. IEEE Custom Integrated Circuits Conference (pp. 425–428).
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献