Publisher
Springer Science and Business Media LLC
Reference48 articles.
1. Ascia, G., Catania, V., Palesi, M., Patti, D.: Implementation and analysis of a new selection strategy for adaptive routing in networks-on-chip. IEEE Trans. Comput. 57(6), 809–820 (2008)
2. Banerjee, A., Mullin, R., Moore, S.: Power and energy exploration of network-on-chip architectures. In: Proceedings of NoCs, pp. 163–172 (2007)
3. Banerjee, N., Vellanki, P., Chatha, K. S.: A power and performance model for network-on-chip architectures. In: Proceedings of DATE, pp. 1250–1255 (2004)
4. Benini, L., DeMicheli, G.: Networks-on-chip: a new SoC paradigm. IEEE Comput. 35(1), 70–78 (2002)
5. Benini, L., DeMicheli, G.: System-level power optimization: techniques and tools. ACM Trans. Des. Autom. Electr. Syst. 5(2), 115–192 (2000)
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献