Publisher
Springer Science and Business Media LLC
Subject
Computer Networks and Communications,Software
Reference36 articles.
1. Puttaswamy, K., et al.: System level power-performance trade-offs in embedded systems using voltage and frequency scaling of off-chip buses and memory. In: Proceedings of the 15th International Symposium On System Synthesis. ACM (2002)
2. Meyer, B.H., et al.: Power-performance simulation and design strategies for single-chip heterogeneous multiprocessors. IEEE Trans. Comput. 54(6), 684–697 (2005)
3. Park, Y.-H., et al.: System-level power-performance trade-offs in bus matrix communication architecture synthesis. In: Hardware/Software Codesign and System Synthesis, 2006. CODES+ ISSS’06. Proceedings of the 4th International Conference. IEEE (2006)
4. Top 500.: Available from: https://www.top500.org/lists/2019/06/. Accessed June 2019
5. Green 500.: Available from: https://www.top500.org/green500/lists/2019/06/. Accessed June 2019
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献