1. Agoyan, M., Dutertre, J.M., Naccache, D., Robisson, B., Tria, A.: When clocks fail: on critical paths and clock faults. In: Gollmann, D., Lanet, J.L., Iguchi-Cartigny, J. (eds.) Smart Card Research and Advanced Application, Lecture Notes in Computer Science, vol. 6035, pp. 182–193. Springer, Berlin Heidelberg (2010). doi: 10.1007/978-3-642-12510_213
2. Aranda, F.X., Lanet, J.L.: Smart card reverse-engineering binary code execution using side-channel analysis. Thorie des Nombres, Codes, Cryptographie et Systmes de Communication (NTCCCS) (2012)
3. Aumller, C., Bier, P., Fischer, W., Hofreiter, P., Seifert, J.P.: Fault attacks on RSA with CRT: concrete results and practical countermeasures. In: Kaliski, B., Ko, E., Paar, C. (eds.) Cryptographic Hardware and Embedded Systems—CHES 2002, Lecture Notes in Computer Science, vol. 2523, pp. 81–95. Springer, Berlin Heidelberg (2003). doi: 10.1007/3-540-36400-5_20
4. Barbu, G.: On the security of Java Card™ platforms against hardware attacks. Ph.D. thesis, Grant-funded with Oberthur Technologies and Télécom ParisTech (2012)
5. Barbu, G., Duc, G.: Java Card operand stack: fault attacks, combined attacks and countermeasures. In: Prouff, E. (ed.) Smart Card Research and Advanced Applications, Lecture Notes in Computer Science, pp. 297–313. Springer, Berlin Heidelberg (2011). doi: 10.1007/978-3-642-27257-8_19