Publisher
Springer Berlin Heidelberg
Reference23 articles.
1. Acacio, M.E., Gonzalez, J., Garcia, J.M., Duato, J.: A. novel approach to reduce L2 miss latency in shared-memory multiprocessors. In: Proceedings International on Parallel and Distributed Processing Symposium, IPDPS 2002, April 15-19, pp. 62–69 (2002) Abstracts and CD-ROM
2. Allen, M.S., Lewchuk, W.K., Coddington, J.D.: A high performance bus and cache controller for PowerPC multiprocessing systems. In: Proceedings 1995 IEEE International Conference on Computer Design: VLSI in Computers and Processors 1995, ICCD 1995, October 2-4, pp. 204–211 (1995)
3. Chaudhry, G.M., Han, W.: Separated caches and buses for multiprocessor system. In: Proceedings of the 36th Midwest Symposium on Circuits and Systems, August 16-18, vol. 2, pp. 1113–1116 (1993)
4. Chen, Y.-Y., Peir, J.-K., King, C.-T.: Performance of shared cache on multithreaded architectures. In: Proceedings of the Fourth Euromicro Workshop on Parallel and Distributed, Janaury 24-26, pp. 541–548 (1996)
5. Chunming, Q., Melhem, R.: Reducing communication latency with path multiplexing in optically interconnected multiprocessor systems. IEEE Transactions on Parallel and Distributed Systems 8(2), 97–108 (1997)