1. Aaby,A.A and Narayana,K.T, Synthesis of Hardware from Propositional Temporal Interval Logic, Computer Science Research Report, 1988.
2. Ben-Ari, M., Manna, Z. and Pnueli, A., The Temporal Logic of Branching Time, Acta Informatica 20, (1983), pp. 207–226.
3. Clarke, E.M. and Emerson, E.A., Using Branching Time Temporal Logic to Synthesize Synchronization Skeletons, Science of Computer Programming 2, (1982), pp. 241–266.
4. Dill,D.L and Clarke,E.M, Automatic Verification of Asynchronous Circuits Using Temporal Logic, 1985 Chappel Hill Conference on VLSI,, May 1985.
5. Fujita,M., Tanaka,H. and Moto-oka,T., Specifying Hardware in Temporal Logic and Efficient Synthesis of State-Diagrams Using Prolog, Proceedings of the International Conference on Fifth Generation Computer Systems,, 1984.