DPA Leakage Models for CMOS Logic Circuits-Reference-Cited by-同舟云学术

DPA Leakage Models for CMOS Logic Circuits

Published:2005 Issue: Volume: Page:366-382
ISSN:0302-9743
Container-title:Cryptographic Hardware and Embedded Systems – CHES 2005
language:
Short-container-title:

Author:

Suzuki Daisuke,Saeki Minoru,Ichikawa Tetsuya

Publisher

Springer Berlin Heidelberg

Link

http://link.springer.com/content/pdf/10.1007/11545262_27.pdf

Reference21 articles.

1. Lecture Notes in Computer Science;P. Kocher,1999

2. Lecture Notes in Computer Science;J.-S. Coron,1999

3. Lecture Notes in Computer Science;M. Akkar,2001

4. Tiri, K., Akmal, M., Verbauwhede, I.: A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on SmartCards. In: Proc. of 28th European Solid-State Circuits Conference, pp. 403–406 (2002)

5. Lecture Notes in Computer Science;K. Tiri,2003

Cited by 29 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Exploring Effect of Residual Electric Charges on Cryptographic Circuits: Extended Version;IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences;2023-03-01

2. Hardware Moving Target Defenses against Physical Attacks;Proceedings of the 9th ACM Workshop on Moving Target Defense;2022-11-07

3. Monomial evaluation of polynomial functions protected by threshold implementations—with an illustration on AES—;Cryptography and Communications;2021-07

4. Wavelet Scattering Transform and Ensemble Methods for Side-Channel Analysis;Constructive Side-Channel Analysis and Secure Design;2021

5. Monomial Evaluation of Polynomial Functions Protected by Threshold Implementations;Information Security Theory and Practice;2020