Author:
Kielbik Rafal,Moreno Juan Manuel,Napieralski Andrzej,Jablonski Grzegorz,Szymanski Tomasz
Publisher
Springer Berlin Heidelberg
Reference13 articles.
1. de Micheli, G.: Synthesis and Optimisation of Digital Circuits. McGraw-Hill, 1994
2. Canto, E., Moreno, J.M., Cabestany, J., Lacadena, I., Insenser, J.M.: A Temporal Bipartitioning Algorithm for Dynamically Reconfigurable FPGAs. IEEE Transactions on Very Large Scale Integration (VLSI) systems, Vol. 9, No. 1., pp. 210–218, February 2001
3. Canto, E.: Temporal Bipartitioning Techniques for Multi-context FPGAs. Ph.D. Thesis, Universitat Politecnica de Catalunya, July 2001
4. Kaul, M., Vemuri, R.: Temporal Partitioning combined with Design Space Exploration for Latency Minimization of Run-Time Reconfigured Designs. Proceedings on Design, Automation and Test in Europe (DATE’99), IEEE Computer Society Press, pp. 202–209, March 1999
5. Maestre, R., Kurdahi, F.J., Fernandes, M., Hermida, R., Bagherzadeh, N., Singh, H.: A Framework for Reconfigurable Computing: Task Scheduling and Context Management. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 9, No. 6, pp. 858–873, December 2001