1. Altera. “LogicLock Methodology White Paper”. Available at: http://www.altera.com/literature/wp/wp logiclock.pdf .
2. Altera. Altera 2000 Databook. Available at: http://www.altera.com/html/literature/lds.html .
3. D. P. Singh, T. P. Borer and S. D. Brown. “Constrained FPGA Placement Algorithms for Timing Optimization”. ACM Intl. Conf. FPGAs, submitted, 2003.
4. C. J. Alpert and A. B. Kahng. “Recent Directions in Netlist Partitioning: A Survey”. Integration: The VLSI Journal, 19:1–81, 1995.
5. K. Roy and C. Sechen. “A Timing-Driven n-way Chip and Multi-Chip Partitioner”. In Proc. IEEE/ACM Intl. Conf. Computer-Aided Design, pages 240–247, 1993.