1. Amira A., Bouridane A., Milligan P.: Accelerating Matrix Product on Recofigurable Hardware for Signal Processing. Field-Programmable Logic and Applications (FPL) (2001) 101–111
2. Bass B.: A Low-Power, High-Performance, 1024-Point FFT Processor. IEEE Journal of Solid-State Circuits, Vol. 34, No. 3 (1999) 380–387
3. Brebner G., Bergman N.: Recofigurable Computing in Remote and Harsh Environments. Field-Programmable Logic and Applications (FPL) (1999)
4. Choi S., Jang J., Mohanty S., Prasanna V. K.: Domain-Specific Modeling for Rapid System-Level Energy Estimation of Recofigurable Architectures. To appear in ERSA 2002 conference (2002)
5. Choi S., Jang J., Prasanna V. K.: Domain-Specific Modeling and Energy-Efficient Designs for Matrix Multiplication. Technical Report in preparation, Department of Electrical Engineering-Systems, University of Southern California (2002)