Runtime-Aware Architectures-Reference-Cited by-同舟云学术

Runtime-Aware Architectures

Published:2015 Issue: Volume: Page:16-27
ISSN:0302-9743
Container-title:Lecture Notes in Computer Science
language:
Short-container-title:

Author:

Casas Marc,Moreto Miquel,Alvarez Lluc,Castillo Emilio,Chasapis Dimitrios,Hayes Timothy,Jaulmes Luc,Palomar Oscar,Unsal Osman,Cristal Adrian,Ayguade Eduard,Labarta Jesus,Valero Mateo

Publisher

Springer Berlin Heidelberg

Link

http://link.springer.com/content/pdf/10.1007/978-3-662-48096-0_2

Reference25 articles.

1. Alvarez, L., Vilanova, L., Moreto, M., Casas, M., Gonzàlez, M., Martorell, X., Navarro, N., Ayguadé, E., Valero, M.: Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures. In: International Symposium on Computer Architecture (ISCA), pp. 720–732 (2015)

2. Ayguadé, E., Copty, N., Duran, A., Hoeflinger, J., Lin, Y., Massaioli, F., Teruel, X., Unnikrishnan, P., Zhang, G.: The design of OpenMP tasks. IEEE Trans. Parallel Distrib. Syst. 20(3), 404–418 (2009)

3. Ayguadé, E., Duran, A., Hoeflinger, J., Massaioli, F., Teruel, X.: An experimental evaluation of the new OpenMP tasking model. In: LCPC, pp. 63–77 (2007)

4. Bellens, P., Perez, J.M., Badia, R.M., Labarta, J.: CellSs: a programming model for the cell B.E. architecture. In: Supercomputing (SC) (2006)

5. Bienia, C.: Benchmarking Modern Multiprocessors. Ph.D. thesis, Princeton University, January 2011

Cited by 18 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. TD-NUCA: Runtime Driven Management of NUCA Caches in Task Dataflow Programming Models;SC22: International Conference for High Performance Computing, Networking, Storage and Analysis;2022-11

2. Intelligent Adaptation of Hardware Knobs for Improving Performance and Power Consumption;IEEE Transactions on Computers;2021-01-01

3. PrioRAT: Criticality-Driven Prioritization Inside the On-Chip Memory Hierarchy;Euro-Par 2021: Parallel Processing;2021

4. Efficiency analysis of modern vector architectures: vector ALU sizes, core counts and clock frequencies;The Journal of Supercomputing;2019-04-04

5. Sampled Simulation of Task-Based Programs;IEEE Transactions on Computers;2019-02-01