1. Vulnerability of Speculative Processors to Cache Timing Side-Channel Mechanism (2018). https://developer.arm.com/support/arm-security-updates/speculative-processor-vulnerability
2. x86/cpu/AMD: Make LFENCE a serializing instruction (2018). https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/commit/?id=e4d0e84e490790798691aaa0f2e598637f1867ec
3. Advanced Micro Devices Inc.: Software Techniques for Managing Speculation on AMD Processors (2018). Accessed 7 Oct 2018
4. Amit, N., Jacobs, F., Wei, M.: Jumpswitches: restoring the performance of indirect branches in the era of spectre. In: USENIX ATC (2019)
5. ARM: Cache Speculation Side-channels (2018). version 2.4