Author:
Takanami Itsuo,Fukushi Masaru,Watanabe Takahiro
Publisher
Springer Berlin Heidelberg
Reference25 articles.
1. Schaper, L.W.: Design of multichip modules. Proc. IEEE 80(12), 1955–1964 (1992)
2. Okamoto, K.: Importance of wafer bonding for the future hype-miniaturized CMOS devices. ECS Trans. 16(8), 15–29 (2008)
3. Okamoto, K.: Route packets, not wires: on-chip interconnection networks. In: Proceedings of the 38th Design Automation Conference, pp. 684–689 (2001)
4. Kung, S.Y., Jean, S.N., Chang, C.W.: Fault-tolerant array processors using single-track switches. IEEE Trans. Comput. 38(4), 501–514 (1989)
5. Mangir, T.E., Avizienis, A.: Fault-tolerant design for VLSI: effect of interconnection requirements on yield improvement of VLSI designs. IEEE Trans. Comput. 31(7), 609–615 (1982)