1. Yang X D, Cheng C K, Ku W H, et al. Hurwitz stable reduced order modeling for RLC interconnect trees. IEEE Journal of Analog Integrated Circuits and Signal Processing, 2002, 31(3): 222–228
2. Qin Z, Cheng C K. RCLK-VJ network reduction with Hurwitz polynomial approximation. In: Proc IEEE Asia and South Pacific Design Automation Conf (ASPDAC), 03EX627. Piscataway: IEEE Press, 2003. 283–291
3. Tan X D. A general s-domain hierarchical network reduction algorithm. In: Proc IEEE/ACM Int Conf Computer Aided Design, 477033. New York: ACM Press, 2003. 650–657
4. Li X, Zeng X, Zhou D, et al. Behavioral modeling of analog circuits by wavelet collocation method. In: Proc IEEE/ACM Int Conf Computer Aided Design, 478010. New York: ACM Press, 2001. 65–69
5. Dharchoudhury A, Panda R, Blaauw D, et al. Design and analysis of power distribution networks in power PC microprocessors. In: Proc IEEE/ACM Design Automation Conf, 477980. New York: ACM Press, 1998. 738–743