1. Ganesan M K A, Singh S, May F, et al. H.264 decoder at HD resolution on a coarse grain dynamically reconfigurable architecture. In: Proceedings of International Conference on Field Programmable Logic and Applications (FPL), Amsterdam, 2007. 467–471
2. Liu D J, Yin S Y, Liu L B, et al. Polyhedral model based mapping optimization of loop nests for CGRAs. In: Proceedings of the 50th ACM/EDAC/IEEE Design Automation Conference(DAC), Austin, 2013. 1–8
3. Dean J, Ghemawat S. MapReduce: simplified data processing on large clusters. In: Proceedings of the 6th Conference on Symposium on Operating Systems Design & Implementation (OSDI), San Francisco, 2004. 107–113
4. Zhu M, Liu L B, Yin S Y, et al. A reconfigurable multi-processor SoC for media applications. In: Proceedings of IEEE International Symposium on Circuits and Systems(ISCAS), Paris, 2010. 2011–2014
5. Benoit P, Torres L, Sassatelli G, et al. Automatic task scheduling/loop unrolling using dedicated RTR controllers in coarse grain reconfigurable architectures. In: Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS), Denver, 2005. 148a