Author:
Xu XiaoBin,Zhou DongHua,Ji YinDong,Wen ChengLin
Publisher
Springer Science and Business Media LLC
Reference22 articles.
1. Soin R S, Rankin P J. Efficient tolerance analysis using control variates. IEE Proc Part G Electron Circuits Syst, 1985, 132: 131–142
2. Dalee H, Michaelr L, Timothy N T. A study of variance reduction techniques for estimating circuit yields. IEEE Trans Comput Aided Des, 1983, 3: 180–192
3. Hocevar D E, Lightner M R, Trick T N. Monte Carlo based yield maximization with a quadratic model. In: IEEE International Symposium on Circuits and Systems, New Port Beach, 1983. 550–553
4. Keramat M, Kielbasa R. A study of stratified sampling invariance reduction techniques for parametric yield estimation. IEEE Trans Circuits Syst II, 1998, 45: 75–83
5. Nho H, Yoon S, Wong S S, et al. Numerical estimation of yield in sub-100-nm SRAM design using Monte Carlo simulation. IEEE Trans Circuits Syst II, 2008, 55: 907–944
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献