Author:
Xie Cheng,Chen Yueyue,Chen Jianjun,Zhang Jizuo
Publisher
Springer Science and Business Media LLC
Reference7 articles.
1. Chen J J, Liang B, Chi Y Q. Experimental characterization of the bipolar effect on P-hit single-event transients in 65 nm twin-well and triple-well CMOS technologies. Sci China Technol Sci, 2016, 59: 488–493
2. Chatterjee I, Narasimham B, Mahatme N N, et al. Impact of technology scaling on SRAM soft error rates. IEEE Trans Nucl Sci, 2014, 61: 3512–3518
3. Luo Y H, Zhang F Q, Guo H X, et al. Single-event cluster multibit upsets due to localized latch-up in a 90 nm COTS SRAM containing SEL mitigation design. IEEE Trans Nucl Sci, 2014, 61: 1918–1923
4. Zhang K Y, Kobayashi K. Contributions of charge sharing andbipolar effects to cause or suppress MCUs on redundant latches. In: Proceedings of IEEE International Reliability Physics Symposium, 2013
5. Jeon S H, Lee S, Baeg S, et al. Novel error detection scheme with the harmonious use of parity codes, well-taps, and interleaving distance. IEEE Trans Nucl Sci, 2014, 61: 2711–2717
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献