Author:
Chen Zhe,Di Shan,Cao Zhongxiang,Qin Qi,Ji Fei,Liu Liyuan,Wu Nanjian
Publisher
Springer Science and Business Media LLC
Reference18 articles.
1. Zhang W C, Fu Q Y, Wu N J. A programmable vision chip based on multiple levels of parallel processors. IEEE J Solid-State Circ, 2011, 46: 2132–2147
2. Zhou Y F, Cao Z X, Qin Q, et al. A high speed 1000 fps CMOS image sensor with low noise global shutter pixels. Sci China Inf Sci, 2014, 57: 042405
3. Shi C, Yang J, Wu N J, et al. A high speed multi-level-parallel array processor for vision chips. Sci China Inf Sci, 2014, 57: 062406
4. Choi J, Park S, Cho J, et al. A 3.4-µW object-adaptive CMOS image sensor with embedded feature extraction algorithm for motion-triggered object-of-interest imaging. IEEE J Solid-State Circ, 2014, 49: 289–300
5. Shi C, Yang J, Han Y, et al. A 1000 fps vision chip based on a dynamically reconfigurable hybrid architecture comprising a PE array processor and self-organizing map neural network. IEEE J Solid-State Circ, 2014, 49: 2067–2082
Cited by
9 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献