Publisher
Springer Science and Business Media LLC
Reference21 articles.
1. Crouch A. Design-for-Test for Digital ICs and Embedded Core Systems. Upper Saddle River, NJ: Prentice Hall, 1999
2. Girard P. Survey of low-power testing of VLSI circuits. In: Proc. of IEEE Design and Test of Computers, 2002. 82–92
3. Zorian Y. A distributed BIST control scheme for complex VLSI devices. In: Proc. of VLSI Test Symposium, Guam, 1993. 4–9
4. Whetsel L. Adapting scan architectures for low power operation. In: Proc. of International Test Conference, Atlantic, 2000. 863–872
5. Rosinger P, Al-Hashimi B M, Nicolici N. Scan architecture with mutually exclusive scan segment activation for shift- and capture-power reduction. IEEE Trans Comput-Aid Design Integ Circ Syst, 2004, 23: 1142–1153