Efficient Rijndael Encryption Implementation with Composite Field Arithmetic-Reference-Cited by-同舟云学术

Efficient Rijndael Encryption Implementation with Composite Field Arithmetic

Published:2001 Issue: Volume: Page:171-184
ISSN:0302-9743
Container-title:Cryptographic Hardware and Embedded Systems — CHES 2001
language:
Short-container-title:

Author:

Rudra Atri,Dubey Pradeep K.,Jutla Charanjit S.,Kumar Vijay,Rao Josyula R.,Rohatgi Pankaj

Publisher

Springer Berlin Heidelberg

Link

http://link.springer.com/content/pdf/10.1007/3-540-44709-1_16

Reference20 articles.

1. Kazumaro Aoki and Helger Lipmaa, ”Fast Implementations of AES candidates”. In Proc.Third AES Candidate Conference, April 13–14, 2000. http://csrc.nist.gov/encryption/aes/round2/conf3/aes3papers.html

2. Eli Biham, “A Fast New DES Implementation in Software”. In Proc. Fast Software Encryption 4,1997. http://www.cs.technion.ac.il/~biham/publications.html

3. Joan Daemen and Vincent Rijmen, “AES Proposal: Rijndael”. http://www.esat.kuleuven.ac.be/~rijmen/rijndael .

4. Keith Diefendorff, Pradeep K. Dubey, Ron Hochsprung and Hunter Scales, “AltiVec Extension to PowerPC Accelerates Media Processing”. In IEEE Micro, March-April 2000, pp85–95.

5. AJ Elbirt, W Yip, B Chetwynd and C Paar, “An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists”. In Proc. Third AES Candidate Conference, April 13–14, 2000. http://csrc.nist.gov/encryption/aes/round2/conf3/aes3papers.html

Cited by 73 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Unified Lossless-Throughput Architecture for AES and SM4 Encryption with Changeable Keys;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

2. A Light-weight and Tamper-resistant AES Implementation by FPGAs;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

3. Securing AES Designs Against Power Analysis Attacks: A Survey;IEEE Internet of Things Journal;2023-08-15

4. A reconfigurable and compact subpipelined architecture for AES encryption and decryption;EURASIP Journal on Advances in Signal Processing;2023-01-09

5. AES S-Box Hardware With Efficiency Improvement Based on Linear Mapping Optimization;IEEE Transactions on Circuits and Systems II: Express Briefs;2022-10