1. H. Amano, Y. Shibata, “Reconfigurable Systems: Activities in Asia and South Pacific,” Proc. of ASP-DAC, pp. 453–457, 1998.
2. K. Nakajima, H. Mori, H. Sato, T. Takahashi, H. Asami, Y. Mizukami, M. Iida, K. Shindome, “FPGA-based Parallel Machine RASH,” Proc. of JSPP’99, pp. 222. (in Japanese)
3. H. Asami, M. Iida, K. Nakajima, H. Mori, “Improvement of DES circuit on FPGAbased Parallel Machine RASH,” Tech. Rep. of IEICE. CPSY99-111. (in Japanese)
4. N. Suganuma, Y. Murata, S. Nakata, S. Nagata, M. Tomita, K. Hirano, “Reconfigurable Machine and Its Application to Logic Diagnosis,” ICCAD-92, pp. 373–376, 1992.
5. M. Tomita, N. Suganuma, K. Hirano, “Reconfigurable Machine and Its Application to Logic Simulation,” IEICE Trans. Fundamentals, Vol. E76-A, No. 10, pp. 1705–1712, 1993.