Author:
Sassatelli Gilles,Torres Lionel,Galy Jerome,Cambon Gaston,Diou Camille
Publisher
Springer Berlin Heidelberg
Reference14 articles.
1. Stephen Brown and J. Rose, “Architecture of FPGAs and CPLDs: A Tutorial,” IEEE Design and Test of Computers, Vol. 13, No. 2, pp. 42–57, 1996
2. M. Gokhale et al, “Building and Using a Highly Parallel Programmable Logic Array,” IEEE Computer, pp. 81–89, Jan. 1991
3. W. H. Mangione-Smith et al, “Seeking Solutions in Configurable Computing,” IEEE Computer, pp. 38–43, December 1997
4. J. R. Hauser and J. Wawrzynek, “Garp: A MIPS Processor with a Re-configurable Coprocessor,” Proc. of the IEEE Symposium on FPGAs for Custom Computing Machines, 1997
5. A. Abnous, C. Christensen, J. Gray, J. Lenell, A. Naylor and N. Bagherzadeh, “ Design and Implementation of the Tiny RISC microprocessor,” Microprocessors and Microsystems, Vol. 16, No. 4, pp. 187–94, 1992