Tradeoffs in Parallel and Serial Implementations of the International Data Encryption Algorithm IDEA-Reference-Cited by-同舟云学术

Tradeoffs in Parallel and Serial Implementations of the International Data Encryption Algorithm IDEA

Published:2001 Issue: Volume: Page:333-347
ISSN:0302-9743
Container-title:Cryptographic Hardware and Embedded Systems — CHES 2001
language:
Short-container-title:

Author:

Cheung O. Y. H.,Tsoi K. H.,Leong P. H. W.,Leong M. P.

Publisher

Springer Berlin Heidelberg

Link

http://link.springer.com/content/pdf/10.1007/3-540-44709-1_28

Reference31 articles.

1. Annapolis Micro Systems, Inc. Wildcard Reference Manual, 1999. Revision 1.1.

2. Ascom. IDEACrypt Coprocessor Data Sheet, 1999. ( http://www.ascom.ch/infosec/downloads/IDEACrypt_Coprocessor.pdf ).

3. Ascom. IDEACrypt Kernel Data Sheet, 1999. ( http://www.ascom.ch/infosec/downloads/IDEACrypt_Kernel.pdf ).

4. H. Bonnenberg, A. Curiger, N. Felber, H. Kaeslin, and X. Lai. VLSI implementation of a new block cipher. In Proceedings of the IEEE International Conference on Computer Design: VLSI in Computer and Processors, pages 501–513, 1991.

5. J. Borst. Differential-linear cryptanalysis of IDEA. ESAT-COSIC Technical Report 96-2, Department of Electrical Engineering, Katholieke Universiteit Leuven, February 1997.

Cited by 10 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Chaotic cellular neural network-based true random number generator;International Journal of Circuit Theory and Applications;2017-06-26

2. Hardware coprocessors for high-performance symmetric cryptography;The Journal of Supercomputing;2016-11-30

3. Wireless Application Protocol Security Processor;Wireless Security and Cryptography;2007-03-30

4. Design, Architecture and Performance Evaluation of the Wireless Transport Layer Security;The Journal of Supercomputing;2006-04

5. Comparative survey of high-performance cryptographic algorithm implementations on FPGAs;IEE Proceedings - Information Security;2005