1. V.K. Agarwal, “Easily Testable PLA Design,” Chapter 3 in VLSI Testing, Edited by T.W. Williams, Elsevier Science Publishing Company, Inc., pp. 65–93, 1986.
2. V.K. Agarwal, “Mutiple Fault Detection in Programmable Logic Arrays,” IEEE Transactions on Computers, vol. 29, pp. 518–522, June 1980.
3. S. Bozorgui-Nesbat and E.J. McCluskey, “Lower Overhead Design for Testability for Programmable Logic Arrays,” Proceedings of the International Test Conference, 1984, pp. 856–865.
4. S.D. Brown, Field-Programmable Devices: Technology, Applications, Tools, Los Gatos: Stan Baker Associates, 1995.
5. S. Brown and J. Rose, “FPGA and CPLD Architectures: A Tutorial,” IEEE Design & Test of Computers, vol. 12, pp. 42–57, Summer 1996.