1. R.R. DeSimone, N.M. Donofrio, B.L. Flur, R.H. Kruggcl, II.L. Leung, and R. Schnadt, “Dynamic Memories,” in 1979 IEEE Int. Solid-State Circuit Conf. Dig. Tech Papers, pp. 154–155, Feb. 1979.
2. R.P. Ccnkcr, D. Clemens, W.R. Huber, J.B. Petrizzi, F.J. Procyk, and G.M. Trout, “A Fault Tolerant 64K Dynamic RAM,” in 1979 IEEE Int. Solid-Slate Circuit Conf. Dig. Tech Papers, pp. 150-151, 290, Feb. 1979.
3. R.P. Ccnkcr, D. Clemens, W.R. Huber, J.B. Petrizzi, F.J. Procyk, and G.M. Trout, “A Fault Tolerant 64K Dynamic Random-Access Memory,” IEEE Trans. Electron Devices, Vol. ED-26, pp. 853–860, June 1979.
4. S. Matsue, Informal discussion session on redundancy in RAMs, 1982 IEEE Int. Solid-State Circuit Conf. Dig. Tech Papers, p. 229, Feb. 1982.
5. M. Ishihara, T. Matsumoto, S. Shimizu, K. Mitsusada, and K. Shimohigashi, “A 256K Dynamic MOS RAM with Alpha Immune and Redundancy,” in 1982 IERE Int. Solid-State Circuit Conf Dig. Tech Papers, pp. 74-75, Feb. 1982.