1. Asanovic, K. (2000). Energy-exposed instruction set architectures. In Work In Progress Session, Sixth International Symposium on High Performance Computer Architecture.
2. Brooks, D., Tiwari, V., and Martonosi, M. (2000). Wattch: A framework for architectural-level power analysis and optimizations. In 27th International Symposium on Computer Architecture.
3. Sunda, J., Athas, W. C., and Fussell, D. (1994). Evaluating power implication of cmos microprocessor design decisions. In 1994 International Workshop on Low Power Design.
4. Burger, D. and Austin, T. M. (1997). Evaluating future microprocessors: The simplescalar tool set. Technical report, Dep. of Comp. Sci., Univ. of Wisconsin, Madison.
5. Gowan, M. K., Biro, L. L., and Jackson, D. B. (1998). Power considerations in the design of the alpha 21264 microprocessor. In Design Automation Conference, pages 726–731.