Author:
Haken R. A.,Havemann R. H.,Eklund R. H.,Hutter L. N.
Reference75 articles.
1. T. Ikeda, A. Wantanabe, Y. Nishio, I. Masuda, N. Tamba, M. Odaka and K. Ogiue, “High-speed BiCMOS technology with a buried twin-well structure,” IEEE Trans. Electron devices, vol. ED-34, pp. 1304–1309, June 1987.
2. B. Bastani, C. Lage, L. Wong, J. Small, L. Bouknight and T. Bowman, “Advanced one micron BiCMOS technology for high speed 256K SRAM”s,” Digest of Technical Papers, 1987 Symposium on VLSI Technology, pp. 41–42, May 1987.
3. R. Havemann, R. Eklund, R. Haken, D. Scott, H. Tran, P. Fung, T. Ham, D. Favreau and R. V irkus, “An 0.8 µm 256K BiCMOS SRAM technology,” Digest of Technical Papers, 1987 International Electron devices Meeting, pp. 841–843, December 1987.
4. M-L. Chen, C-W. Leung, W. Cochran, R. Harney, A. Maury and H. Hey, “A high performance submicron CMOS process with self-aligned channel-stop and punchthrough implants,” Digest of Technical Papers, 1986 International Electron Devices Meeting, pp. 256–259, December 1986.
5. R. Chapman, R. Haken, D. Bell, C. Wei, R. Havemann, T. Tang, T. Holloway and R. Gale, “An 0.8 µm CMOS technology for high performance logic applications,” Digest of Technical Papers, 1987 International Electron Devices Meeting, pp. 362–365, December 1986.