1. M. Alidina, S. Devadas, A. Ghosh, and M. Papaefthymiou. Precomputationbased sequential logic optimization for low power. IEEE Transactions on VLSI Systems, 2:126.-435, 1994.
2. N. E. Batcher. Sorting networks and their applications. In Spring Joint Computer Confercnec, pages 307— 314, 1968.
3. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen. Low power CMOS digital design. IEEE Journal of Solid-State Circuits, 27: 473–484, 1992.
4. M. P. Y. Desmulliez, P. W. Foulk, and M. R. Taghizadeh. Optical clock distribution for multichip module Accepted for Optical Review, 1997.
5. M. P. Y. Desmulliez, P. W. Foulk, and B. S. Wherrett. Hybrid technology for optoelectronic parallel processing. basic considerations. Accepted to OSA Topical Meeting in Optics in Computing 97, Lake Tahoe, Nevada, USA, 1997.