1. The PN Junction Diode, 2a ed., Gerald W. Neudeck, Addison Wesley Publishing Co., 1989.
2. Simultaneous Switching Noise of CMOS Devices and Systems, R. Senthinathan, J.L. Prince, Kluwer Academic Publishers, 1994.
3. A. Pun, T. Yeung, J. Lau, F.R. Clement, D. Su, “Experimental Results and Simulation of Substrate Noise Coupling via Planar Spiral Inductor in RF IC’s”, Proc. IEEE Int. Electron Devices Meeting, 1997.
4. T. Yeung, A. Pun, Z. Chen, J. Lau, F.J.R. Clément, “Noise Coupling in Heavily and Lightly Doped Substrate from Planar Spiral Inductor”, Proc. IEEE International Symposium on Circuits and Systems, pp. 1405–1408, June 1997.
5. N.K. Verghese, D.J. Allstot, M.A. Wolfe, “Verification Techniques for Substrate Coupling and their Application to Mixed-Signal IC Design”, IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 354–365, March 1996.