1. O. Guerra, E. Roca, F. V. Fernandez, A. Rodriguez-Vazquez, “A hierarchical approach for the symbolic analysis of large analog integrated circuits,” Design, Automation and Test in Europe, Conf. and Exh. 2000, Proc., pp. 48–52
2. Xiang-Dong Tan, C.-J. Richard Shi, “Hierarchical symbolic analysis of analog integrated circuits via dominant decision diagrams,” IEEE Trans. on CAD of integrated Circuits and Systems, Vol. 19, No. 4, pp. 401–412, April 2000
3. H.Y. Koh, C.H. Sequin, and P.R. Gray, “OPASYN: A compiler for CMOS operational amplifiers,” IEEE Trans. Computer-Aided Design, Vol. 9, No. 2, pp. 113–125, Feb. 1990
4. R. Neff, P.R. Gray, A. Sangiovanni-Vincentelli, “A module generator for high-speed CMOS current output digital/analog converters,” IEEE JSSC, Vol. 31, No. 3, March 1996
5. W. Schardein, “Ein stand-alone Toolset zur effizienten Entwicklung von Layout-Modulgeneratoren,” Analog 99, Entwicklung von Analogschaltungen mit CAE-Methoden, Muenchen, 18./19. 02. 1999, S. 399–406.