1. Bowhill, W.J. et al. 1995. Circuit implementation of a 300MHz 64-bit secondgeneration CMOS Alpha CPU. Digital Technical Jurnal, 7(1):100–118.
2. Cotten, L.W. 1965. Circuit implementation of high-speed pipeline systems. In: Proceedings, AFIPS Fall Joint Computer Conference, pp 489–504.
3. Cotten, L.W. 1969. Maximum-rate pipeline systems. In: Proceedings, AFIPS Spring Joint Computer Conference, pp 581–586.
4. Dobberpuhl, D.W. et al. 1992. A 200MHz 64-bit dual-issue CMOS microprocessor. Digital Technical Journal, 4(4):35–50.
5. Davidson, E.S. et al. 1975. Effective control for pipelined computers. In: Proceedings, IEEE COMPCON, pp 181–184.