1. F. Abolhassan, R. Drefenstedt, J. Keller, W. J. Paul, and D. Scheerer. On the Physical Design of PRAMs. Computer Journal, 36(8):756–762, December 1993.
2. R. Alverson, P. Briggs, S. Coatney, S. Kahan, and R. Korry. Tera Hardware-Software Cooperation. In Proc. of Supercomputing ’97. San Jose, CA, November 1997.
3. R. Alverson, D. Callahan, D. Cummings, B. Koblenz, A. Porterfield, and B. Smith. The TERA Computer System. In Proc. of Intl. Conf. on Supercomputing, June 1990.
4. P. Bach, M. Braun, A. Formella, J. Friedrich, T. Grün, and C. Lichtenau. Building the 4 Processor SB-PRAM Prototype. In Proc. of the 30th Hawaii International Conference on System Sciences, pages 14–23, January 1997.
5. J. Boisseau, L. Carter, K.S. Gatlin, A. Majumdar, and S. Snavely. NAS Benchmarks on the Tera MTA. In Proc. of Workshop on Multi-Threaded Execution, Architecture and Compilation (M-TEAC 98), Las Vegas, February 1998.