Author:
Ferrari Mauro,Fiorentini Camillo,Ornaghi Mario
Publisher
Springer Berlin Heidelberg
Reference13 articles.
1. D.A. Basin and N. Klarlund. Automata based symbolic reasoning in hardware verification. Formal Methods in Systems Design, 13(3):255–288, 1998.
2. J. Brzozowski and M. Yoeli. Ternary simulation of binary gate networks. In J. M. Dunn and G. Epstein, editors, Modern Uses of Multiple-Valued Logic, pages 41–50. D. Reidel, 1977.
3. A. Chagrov and M. Zakharyaschev. Modal Logic. Oxford University Press, 1997.
4. C.T. Gray, W. Liu, R.K. CavinIII, and H.-Y. Hsieh. Circuit delay calculation considering data dependent delays. INTEGRATION, The VLSI Journal, 17:1–23, 1994.
5. S. Malik. Analysis of Cyclic Combinational Circuits. In IEEE /ACM International Conference on CAD, pages 618–627. ACM/IEEE, IEEE Computer Society Press, 1993.
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献