FlexCC2: An Optimizing Retargetable C Compiler for DSP Processors-Reference-Cited by-同舟云学术

FlexCC2: An Optimizing Retargetable C Compiler for DSP Processors

Published:2002 Issue: Volume: Page:382-398
ISSN:0302-9743
Container-title:Embedded Software
language:
Short-container-title:

Author:

Bertin Valérie,Daveau Jean-Marc,Guillaume Philippe,Lepley Thierry,Pilat Denis,Richard Claire,Santana Miguel,Thery Thomas

Publisher

Springer Berlin Heidelberg

Link

http://link.springer.com/content/pdf/10.1007/3-540-45828-X_28

Reference18 articles.

1. ACE Associated Compiler Expert bv. The CoSy Framework, a Compiler Construction System. Ref. CoSy-8006-fw, 2000.

2. A. Appel, J. Davidson, and N. Ramsey. The Zephyr compiler infrastructure. Internal Report, http://www.RCS.virginia.edu/zephyr , 1998.

3. D. Callahan, B. Koblenz. Register Allocation via Hierarchical Graph Coloring. Proceedings of the ACM SIGPLAN’91 Conference on Programming Languages Design and Implementation, Volume 26, June 1991, Pages 192–202.

4. Z. Chamski, C. Eisenbeis, E. Rohou. Flexible Issue Slot Assignment for VLIW Architectures. Proceedings of the Software and Compilers for Embedded Systems Symposium, S COP ES’99, September 1999.

5. L. George, A. Appel. Iterated Register Coalescing. ACM Transactions on Programming Languages and Systems, Vol 18, No 3, May 1996, Pages 300–324.

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A model-based approach for multiple QoS in scheduling: from models to implementation;Automated Software Engineering;2010-09-04

2. Formal Approach to Derivation of Concurrent Implementations in Software Product Lines;Chapman & Hall/CRC Computational Science;2008-12-22

3. Jahuel: A Formal Framework for Software Synthesis;Formal Methods and Software Engineering;2005