1. T. Osmulski, Implementation and Evaluation of a Power Prediction Model for Field Programmable Gate Array, Master’s Thesis, Computer Science, Texas Tech University, 1998.
2. K. P. Parker and E. J. McClusky, “Probabilistic Treatment of General Combinatorial Networks,” IEEE Trans. Computers, vol. C-24, pp. 668–670, June 1975.
3. B. Veale, Study of Power Consumption for High-Performance Reconfigurable Computing Architectures, Master’s Thesis, Computer Science, Texas Tech University, 1999.
4. T. L. Chou, K. Roy, and S. Prasad, “Estimation of Circuit Activity Considering Signal Correlations and Simultaneous Switching,” Proc. IEEE Int’l Conf. Comput. Aided Design, pp. 300–303, Nov. 1994.
5. A. Nannarelli and T. Yang, “Low-Power Divider,” IEEE Trans. Computers, Vol. 48, No. 1, Jan. 1999, pp. 2–14.