Author:
Sarojadevi H.,Nandy S. K.,Balakrishnan S.
Publisher
Springer Berlin Heidelberg
Reference8 articles.
1. D. J. Lilja. Cache Coherence in Large-Scale Shared-Memory Multiprocessors: Issues and Comparisons. ACM Computing Surveys, 3(25):303–338, September 1993.
2. H. Sarojadevi, S.K. Nandy, and S. Balakrishnan. Coherence Buffer: An Architectural Support for Maintaining Early Cache Coherence at Data Sharing Boundaries. Technical report, CAD Lab, IISc,
http://www.serc.iisc.ernet.in/~nandy
, May 2002.
3. A.C. Lai and Babak Falsafi. Selective, Accurate, and Timely self-invalidation Using Last-Touch Prediction. In Proceedings of the ISCA, June 2000.
4. A. R. Lebeck and D. A. Wood. Dynamic self-invalidation: Reducing coherence overhead in Shared-memory multiprocessors. In Proceedings of the ISCA, pages 48–59, May 1995.
5. M. D. Hill, J. L. Larus, S. K. Reinhardt, and D. A. Wood. Cooperative Shared Memory: Software and Hardware for Scalable Multiprocessors. In Proceedings of the ASPLOS, pages 262–273, June 1992.