An Overview of Formal Verification for the Time-Triggered Architecture-Reference-Cited by-同舟云学术

An Overview of Formal Verification for the Time-Triggered Architecture

Published:2002 Issue: Volume: Page:83-105
ISSN:0302-9743
Container-title:Lecture Notes in Computer Science
language:
Short-container-title:

Author:

Rushby John

Publisher

Springer Berlin Heidelberg

Link

http://link.springer.com/content/pdf/10.1007/3-540-45739-9_7

Reference74 articles.

1. Anish Arora and Sandeep S. Kulkarni. Detectors and correctors: A theory of fault-tolerance components. In 18th International Conference on Distributed Computing Systems, pages 436–443, Amsterdam, The Netherlands, 1998. IEEE Computer Society.

2. Günther Bauer and Michael Paulitsch. An investigation of membership and clique avoidance in TTP/C. In 19th Symposium on Reliable Distributed Systems, Nuremberg, Germany, October 2000.

3. Lect Notes Comput Sci;K. Baukus,2000

4. Lect Notes Comput Sci;K. Baukus,2000

5. Lect Notes Comput Sci;S. Bensalem,2000

Cited by 14 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Design, Simulation and Validation of Fault Tolerant Averaging Algorithm for Clock Synchronization With Custom Time Triggered Deterministic Protocol;IEEE Transactions on Industry Applications;2022-07

2. A Flexible Communication Protocol With Guaranteed Determinism for Distributed, Safety-Critical Real-Time Systems;IEEE Access;2022

3. Proving Determinacy of the PharOS Real-Time Operating System;Lecture Notes in Computer Science;2016

4. On design and formal verification of SNSP: a novel real-time communication protocol for safety-critical applications;The Journal of Supercomputing;2014-03-18

5. A Model-Based Certification Framework for the EnergyBus Standard;Formal Techniques for Distributed Objects, Components, and Systems;2014