Author:
Jakoby Andreas,Schindelhauer Christian
Publisher
Springer Berlin Heidelberg
Reference24 articles.
1. Actel Corporation, ProASIC TM500K Family, Product Spec., October 2000.
2. Atmel Corp.,AT 40K FPGAs with FreeRAM TM, Rev. 0896B-01/99, Prod. Spec., Jan. 1999.
3. M. Blaze, W. Diffie, R. Rivest, B. Schneier, T. Shimomura, E. Thompson, M. Wiener, Minimal key lengths for symmetric ciphers to provide adequate commercial security: A report by an ad hoc group of cryptographers and computer scientists, 1996, http://www.bsa.org .
4. R. Brent, H.T. Kung, A Regular Layout for Parallel Adders, IEEE Transaction on Computers, C-31, 1982, 260–264.
5. W. P. Burleson, L. L. Scharf, Input/Output Design for VLSI Array Architectures, Proceedings VLSI’91, 8b2.1–10, 1991.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Improving the average delay of sorting;Theoretical Computer Science;2009-03
2. Improving the Average Delay of Sorting;Lecture Notes in Computer Science