1. Benini, L., De Micheli, G., “Automatic Synthesis of Low Power Gated-Clock Finite-State Machines”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol.15, no. 6, June 1996., pp. 630–643
2. Benini, L., DeMicheli, G., Macii, E., Poncino, M. y Scarsi, R. “Symbolic Synthesis of Clock-Gating Logic for Power Optimization of Control-Oriented Synchronous Networks”. European Design & Test Conference (EDTC-97), pp. 514–520.
3. Piguet, C., “Low-Power Design of Finite State Machines”, in PATMOS, pp. 25–34, Bologna, Sept. 1996.
4. A. J. Acosta, R. Jiménez, J., M. J. Juan, Bellido, and M. Valencia, “Influence of clocking strategies on the design of low switching-noise digital and mixed-signal VLSI circuits”, in 10th PATMOS, pp. 316–326, Göttingen, Sept. 2000.
5. Emnett, F., Biegel, M., “Power Reduction through RTL Clock Gating”. SNUG San Jose 2000.