Digital PLL Design
Publisher
Springer-Verlag
Reference29 articles.
1. I. Hwang, et. al., “A Digitally Controlled Phase-Locked Loop with a Digital Phase-Frequency Detector,” IEEE J. of Solid-State Circuits, vol. 36, no. 10, pp. 1574–1581, October 2001.
2. C. Chung and C. Lee, “An All-Digital Phase-Locked Loop for High-Speed Clock Generation,” IEEE J. of Solid-State Circuits, vol. 38, no. 2, pp. 347–351, February 2003.
3. A. Bellaouar and M. Elmasry, Low-Power Digital VLSI Design, Boston: Kluwer Academic Publishers, 1995.
4. Tien-Yu, W. et. al., “A Low Glitch 10-bit 75MHz CMOS Video D/A Converter,” IEEE JSSC, vol. Jan. 1995, pp. 68–72.
5. Maneatis, J., “Low-jitter and process independent DLL and PLL based on self biased techniques,” ISSCC, 1996, pp. 130–131.