Author:
Van Biesbrouck Michael,Eeckhout Lieven,Calder Brad
Publisher
Springer Berlin Heidelberg
Reference31 articles.
1. Conte, T.M., Hirsch, M.A., Menezes, K.N.: Reducing state loss for effective trace sampling of superscalar processors. In: ICCD 1996 (1996)
2. Lafage, T., Seznec, A.: Choosing representative slices of program execution for microarchitecture simulations: A preliminary application to the data stream. In: WWC-3 (2000)
3. Sherwood, T., Perelman, E., Hamerly, G., Calder, B.: Automatically characterizing large scale program behavior. In: ASPLOS-X (2002)
4. Wunderlich, R.E., Wenisch, T.F., Falsafi, B., Hoe, J.C.: SMARTS: Accelerating microarchitecture simulation via rigorous statistical sampling. In: ISCA-30 (2003)
5. Eeckhout, L., Eyerman, S., Callens, B., De Bosschere, K.: Accurately warmed-up trace samples for the evaluation of cache memories. In: HPC 2003, pp. 267–274 (2003)
Cited by
19 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. GPU Scale-Model Simulation;2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2024-03-02
2. Huffman Cache Trails;2023 IEEE International Symposium on Smart Electronic Systems (iSES);2023-12-18
3. SCFM: A Statistical Coarse-to-Fine Method to Select Cross-Microarchitecture Reliable Simulation Points;Lecture Notes in Computer Science;2023-11-08
4. Sieve: Stratified GPU-Compute Workload Sampling;2023 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS);2023-04
5. Selective bypassing and mapping for heterogeneous applications on GPGPUs;Journal of Parallel and Distributed Computing;2020-08