Author:
Sudeng Sufian,Thongtak Arthit
Reference5 articles.
1. S.B. Park. Synthesis of Asynchronous VLSI circuit from Signal Transition Graph Specifications, Ph.D. thesis, Tokyo Institute of Technology, 1996.
2. J. Carmona, J. Cortadella. ILP models for the synthesis of asynchronous control circuits. In Proceedings of the International Conference Computer-Aided Design (ICCAD), pp. 818–825, November 2003.
3. J. Carmona and J. Cortadella. State encoding of large asynchronous controllers. In Proceedings of the ACM/IEEE Design Automation Conference, pp. 939–944, July 2006.
4. J. Carmona, J. Cortadella, and E. Pastor. A structural encoding technique for the synthesis of asynchronous circuits. In International Conference on Application of Concurrency to System Design, pp. 157–166, June 2001.
5. S. Sudeng and A. Thongtak FPGA Implementation of Quasi-Delay Insensitive Microprocessor. The World Congress on Engineering and Computer Science (WCECS2007), Clark Kerr Campus, University of California Berkeley, San Francisco, CA, USA on 24–26 October 2007.