Author:
Catthoor Francky,Raghavan Praveen,Lambrechts Andy,Jayapala Murali,Kritikakou Angeliki,Absar Javed
Reference38 articles.
1. Texas Instruments, Inc, http://www.ti.com . TMS320C6000 CPU and Instruction Set Reference Guide, October 2000.
2. M.Jayapala. Low Energy Instruction Memory Organization. Doctoral dissertation, ESAT/EE Dept., K.U.Leuven, Belgium, Sep. 2005.
3. N.Jouppi. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. Proc. of Intnl. Symposium on Computer Architecture (ISCA), May 1990.
4. N.Liveris, N.Zervas, D.Soudris, and C.Goutis. A code transformation-based methodology for improving i-cache performance of dsp applications. Proc. of Design Automation and Test in Europe (DATE), March 2002.
5. J.Sias, H.Hunter, and W.Hwu. Enhancing loop buffering of media and telecommunications applications using low-overhead predication. Proc. of 34th Annual Intnl. Symposium on Microarchitecture (MICRO), December 2001.